Home Explore Help
Sign In
exa2pro
/
starpu-max
Watch 19
Star 0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: bee7627e77
Branches Tags
starpu-max
/
tools
/
perfmodels
/
sampling
/
codelets
/
45
/
chol_model_11.idgraf

chol_model_11.idgraf 8.9 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315 
  1. ##################
    2. 

  2. # Performance Model Version
    3. 

  3. 45
    4. 

  4. 

  5. ####################
    6. 

  6. # COMBs
    7. 

  7. # number of combinations
    8. 

  8. 9
    9. 

  9. ####################
    10. 

  10. # COMB_0
    11. 

  11. # number of types devices
    12. 

  12. 1
    13. 

  13. ####################
    14. 

  14. # DEV_0
    15. 

  15. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    16. 

  16. 0
    17. 

  17. ####################
    18. 

  18. # DEV_0
    19. 

  19. # device id 
    20. 

  20. 0
    21. 

  21. ####################
    22. 

  22. # DEV_0
    23. 

  23. # number of cores 
    24. 

  24. 1
    25. 

  25. ##########
    26. 

  26. # number of implementations
    27. 

  27. 1
    28. 

  28. #####
    29. 

  29. # Model for cpu0_impl0 (Comb0)
    30. 

  30. # number of entries
    31. 

  31. 3
    32. 

  32. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    33. 

  33. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    34. 

  34. # a		b		c
    35. 

  35. nan            	nan            	nan            
    36. 

  36. # not multiple-regression-base
    37. 

  37. 0
    38. 

  38. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    39. 

  39. 617e5fe6	3686400        	2.953730e+08   	2.069576e+04   	7.440388e+01   	4.346110e+05   	8.994720e+09   	21
    40. 

  40. cea37d6d	409600         	1.097392e+07   	1.068290e+03   	2.074934e+01   	3.098041e+04   	3.310855e+07   	29
    41. 

  41. afdd228b	1638400        	8.758624e+07   	6.632886e+03   	6.634864e+01   	1.392906e+05   	9.239911e+08   	21
    42. 

  42. 

  43. ####################
    44. 

  44. # COMB_6
    45. 

  45. # number of types devices
    46. 

  46. 1
    47. 

  47. ####################
    48. 

  48. # DEV_0
    49. 

  49. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    50. 

  50. 1
    51. 

  51. ####################
    52. 

  52. # DEV_0
    53. 

  53. # device id 
    54. 

  54. 7
    55. 

  55. ####################
    56. 

  56. # DEV_0
    57. 

  57. # number of cores 
    58. 

  58. 1
    59. 

  59. ##########
    60. 

  60. # number of implementations
    61. 

  61. 1
    62. 

  62. #####
    63. 

  63. # Model for cuda7_impl0 (Comb6)
    64. 

  64. # number of entries
    65. 

  65. 3
    66. 

  66. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    67. 

  67. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    68. 

  68. # a		b		c
    69. 

  69. nan            	nan            	nan            
    70. 

  70. # not multiple-regression-base
    71. 

  71. 0
    72. 

  72. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    73. 

  73. 617e5fe6	3686400        	2.953730e+08   	5.998499e+04   	6.600211e+03   	5.998499e+05   	3.641761e+10   	10
    74. 

  74. cea37d6d	409600         	1.097392e+07   	1.500406e+04   	5.740284e+02   	1.500406e+05   	2.254514e+09   	10
    75. 

  75. afdd228b	1638400        	8.758624e+07   	3.368249e+04   	5.947857e+03   	3.368249e+05   	1.169887e+10   	10
    76. 

  76. 

  77. ####################
    78. 

  78. # COMB_8
    79. 

  79. # number of types devices
    80. 

  80. 1
    81. 

  81. ####################
    82. 

  82. # DEV_0
    83. 

  83. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    84. 

  84. 1
    85. 

  85. ####################
    86. 

  86. # DEV_0
    87. 

  87. # device id 
    88. 

  88. 5
    89. 

  89. ####################
    90. 

  90. # DEV_0
    91. 

  91. # number of cores 
    92. 

  92. 1
    93. 

  93. ##########
    94. 

  94. # number of implementations
    95. 

  95. 1
    96. 

  96. #####
    97. 

  97. # Model for cuda5_impl0 (Comb8)
    98. 

  98. # number of entries
    99. 

  99. 3
    100. 

  100. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    101. 

  101. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    102. 

  102. # a		b		c
    103. 

  103. nan            	nan            	nan            
    104. 

  104. # not multiple-regression-base
    105. 

  105. 0
    106. 

  106. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    107. 

  107. 617e5fe6	3686400        	2.953730e+08   	5.745646e+04   	7.363450e+03   	5.745646e+05   	3.355466e+10   	10
    108. 

  108. cea37d6d	409600         	1.097392e+07   	1.559370e+04   	1.137871e+03   	1.559370e+05   	2.444583e+09   	10
    109. 

  109. afdd228b	1638400        	8.758624e+07   	3.216379e+04   	4.954206e+03   	3.216379e+05   	1.059054e+10   	10
    110. 

  110. 

  111. ####################
    112. 

  112. # COMB_5
    113. 

  113. # number of types devices
    114. 

  114. 1
    115. 

  115. ####################
    116. 

  116. # DEV_0
    117. 

  117. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    118. 

  118. 1
    119. 

  119. ####################
    120. 

  120. # DEV_0
    121. 

  121. # device id 
    122. 

  122. 6
    123. 

  123. ####################
    124. 

  124. # DEV_0
    125. 

  125. # number of cores 
    126. 

  126. 1
    127. 

  127. ##########
    128. 

  128. # number of implementations
    129. 

  129. 1
    130. 

  130. #####
    131. 

  131. # Model for cuda6_impl0 (Comb5)
    132. 

  132. # number of entries
    133. 

  133. 3
    134. 

  134. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    135. 

  135. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    136. 

  136. # a		b		c
    137. 

  137. nan            	nan            	nan            
    138. 

  138. # not multiple-regression-base
    139. 

  139. 0
    140. 

  140. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    141. 

  141. 617e5fe6	3686400        	2.953730e+08   	5.761859e+04   	8.603827e+03   	5.761859e+05   	3.393928e+10   	10
    142. 

  142. cea37d6d	409600         	1.097392e+07   	1.498399e+04   	7.885417e+02   	1.498399e+05   	2.251416e+09   	10
    143. 

  143. afdd228b	1638400        	8.758624e+07   	3.033086e+04   	2.968298e+03   	3.033086e+05   	9.287718e+09   	10
    144. 

  144. 

  145. ####################
    146. 

  146. # COMB_7
    147. 

  147. # number of types devices
    148. 

  148. 1
    149. 

  149. ####################
    150. 

  150. # DEV_0
    151. 

  151. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    152. 

  152. 1
    153. 

  153. ####################
    154. 

  154. # DEV_0
    155. 

  155. # device id 
    156. 

  156. 4
    157. 

  157. ####################
    158. 

  158. # DEV_0
    159. 

  159. # number of cores 
    160. 

  160. 1
    161. 

  161. ##########
    162. 

  162. # number of implementations
    163. 

  163. 1
    164. 

  164. #####
    165. 

  165. # Model for cuda4_impl0 (Comb7)
    166. 

  166. # number of entries
    167. 

  167. 3
    168. 

  168. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    169. 

  169. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    170. 

  170. # a		b		c
    171. 

  171. nan            	nan            	nan            
    172. 

  172. # not multiple-regression-base
    173. 

  173. 0
    174. 

  174. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    175. 

  175. 617e5fe6	3686400        	2.953730e+08   	5.207197e+04   	2.780602e+03   	5.207197e+05   	2.719222e+10   	10
    176. 

  176. cea37d6d	409600         	1.097392e+07   	1.609271e+04   	2.681035e+03   	1.609271e+05   	2.661633e+09   	10
    177. 

  177. afdd228b	1638400        	8.758624e+07   	3.107603e+04   	1.620445e+03   	3.107603e+05   	9.683455e+09   	10
    178. 

  178. 

  179. ####################
    180. 

  180. # COMB_1
    181. 

  181. # number of types devices
    182. 

  182. 1
    183. 

  183. ####################
    184. 

  184. # DEV_0
    185. 

  185. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    186. 

  186. 1
    187. 

  187. ####################
    188. 

  188. # DEV_0
    189. 

  189. # device id 
    190. 

  190. 0
    191. 

  191. ####################
    192. 

  192. # DEV_0
    193. 

  193. # number of cores 
    194. 

  194. 1
    195. 

  195. ##########
    196. 

  196. # number of implementations
    197. 

  197. 1
    198. 

  198. #####
    199. 

  199. # Model for cuda0_impl0 (Comb1)
    200. 

  200. # number of entries
    201. 

  201. 3
    202. 

  202. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    203. 

  203. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    204. 

  204. # a		b		c
    205. 

  205. nan            	nan            	nan            
    206. 

  206. # not multiple-regression-base
    207. 

  207. 0
    208. 

  208. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    209. 

  209. 617e5fe6	3686400        	2.953730e+08   	5.062446e+04   	2.429137e+03   	5.062446e+05   	2.568736e+10   	10
    210. 

  210. cea37d6d	409600         	1.097392e+07   	1.506158e+04   	8.561331e+02   	1.506158e+05   	2.275840e+09   	10
    211. 

  211. afdd228b	1638400        	8.758624e+07   	3.034398e+04   	4.027845e+03   	3.034398e+05   	9.369809e+09   	10
    212. 

  212. 

  213. ####################
    214. 

  214. # COMB_4
    215. 

  215. # number of types devices
    216. 

  216. 1
    217. 

  217. ####################
    218. 

  218. # DEV_0
    219. 

  219. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    220. 

  220. 1
    221. 

  221. ####################
    222. 

  222. # DEV_0
    223. 

  223. # device id 
    224. 

  224. 1
    225. 

  225. ####################
    226. 

  226. # DEV_0
    227. 

  227. # number of cores 
    228. 

  228. 1
    229. 

  229. ##########
    230. 

  230. # number of implementations
    231. 

  231. 1
    232. 

  232. #####
    233. 

  233. # Model for cuda1_impl0 (Comb4)
    234. 

  234. # number of entries
    235. 

  235. 3
    236. 

  236. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    237. 

  237. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    238. 

  238. # a		b		c
    239. 

  239. nan            	nan            	nan            
    240. 

  240. # not multiple-regression-base
    241. 

  241. 0
    242. 

  242. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    243. 

  243. 617e5fe6	3686400        	2.953730e+08   	5.174953e+04   	6.183695e+03   	5.174953e+05   	2.716252e+10   	10
    244. 

  244. cea37d6d	409600         	1.097392e+07   	1.518996e+04   	9.403764e+02   	1.518996e+05   	2.316193e+09   	10
    245. 

  245. afdd228b	1638400        	8.758624e+07   	3.100983e+04   	5.124047e+03   	3.100983e+05   	9.878653e+09   	10
    246. 

  246. 

  247. ####################
    248. 

  248. # COMB_2
    249. 

  249. # number of types devices
    250. 

  250. 1
    251. 

  251. ####################
    252. 

  252. # DEV_0
    253. 

  253. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    254. 

  254. 1
    255. 

  255. ####################
    256. 

  256. # DEV_0
    257. 

  257. # device id 
    258. 

  258. 3
    259. 

  259. ####################
    260. 

  260. # DEV_0
    261. 

  261. # number of cores 
    262. 

  262. 1
    263. 

  263. ##########
    264. 

  264. # number of implementations
    265. 

  265. 1
    266. 

  266. #####
    267. 

  267. # Model for cuda3_impl0 (Comb2)
    268. 

  268. # number of entries
    269. 

  269. 3
    270. 

  270. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    271. 

  271. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    272. 

  272. # a		b		c
    273. 

  273. nan            	nan            	nan            
    274. 

  274. # not multiple-regression-base
    275. 

  275. 0
    276. 

  276. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    277. 

  277. 617e5fe6	3686400        	2.953730e+08   	5.475211e+04   	6.512121e+03   	5.475211e+05   	3.040202e+10   	10
    278. 

  278. cea37d6d	409600         	1.097392e+07   	1.504708e+04   	5.064339e+02   	1.504708e+05   	2.266711e+09   	10
    279. 

  279. afdd228b	1638400        	8.758624e+07   	2.918927e+04   	4.035680e+03   	2.918927e+05   	8.683004e+09   	10
    280. 

  280. 

  281. ####################
    282. 

  282. # COMB_3
    283. 

  283. # number of types devices
    284. 

  284. 1
    285. 

  285. ####################
    286. 

  286. # DEV_0
    287. 

  287. # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3)
    288. 

  288. 1
    289. 

  289. ####################
    290. 

  290. # DEV_0
    291. 

  291. # device id 
    292. 

  292. 2
    293. 

  293. ####################
    294. 

  294. # DEV_0
    295. 

  295. # number of cores 
    296. 

  296. 1
    297. 

  297. ##########
    298. 

  298. # number of implementations
    299. 

  299. 1
    300. 

  300. #####
    301. 

  301. # Model for cuda2_impl0 (Comb3)
    302. 

  302. # number of entries
    303. 

  303. 3
    304. 

  304. # sumlnx	sumlnx2		sumlny		sumlnxlny	alpha		beta		n	minx		maxx
    305. 

  305. 0.000000e+00   	0.000000e+00   	0.000000e+00   	0.000000e+00   	nan            	nan            	0	0              	0              
    306. 

  306. # a		b		c
    307. 

  307. nan            	nan            	nan            
    308. 

  308. # not multiple-regression-base
    309. 

  309. 0
    310. 

  310. # hash		size		flops		mean (us)	dev (us)	sum		sum2		n
    311. 

  311. cea37d6d	409600         	1.097392e+07   	1.467875e+04   	2.659893e+02   	1.467875e+05   	2.155366e+09   	10
    312. 

  312. afdd228b	1638400        	8.758624e+07   	3.186232e+04   	5.396938e+03   	3.186232e+05   	1.044334e+10   	10
    313. 

  313. 617e5fe6	3686400        	2.953730e+08   	5.896762e+04   	1.233845e+04   	5.896762e+05   	3.629418e+10   	10
    314. 

  314. 

  315.