123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138 |
- ##################
- # Performance Model Version
- 44
- ####################
- # COMBs
- # number of combinations
- 4
- ####################
- # COMB_3
- # number of types devices
- 1
- ####################
- # DEV_0
- # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
- 0
- ####################
- # DEV_0
- # device id
- 0
- ####################
- # DEV_0
- # number of cores
- 1
- ##########
- # number of implementations
- 1
- #####
- # Model for cpu0_impl0 (Comb3)
- # number of entries
- 3
- # sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
- 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
- # a b c
- nan nan nan
- # hash size flops mean (us) dev (us) sum sum2 n
- a904baa5 33587200 1.310720e+09 1.389650e+05 2.221518e+03 1.111720e+07 1.545297e+12 80
- 19d944cc 302284800 3.538944e+10 3.522057e+06 7.908573e+04 2.852866e+08 1.005302e+15 81
- 9e87ad36 134348800 1.048576e+10 1.082134e+06 2.331687e+04 8.657069e+07 9.372454e+13 80
- ####################
- # COMB_2
- # number of types devices
- 1
- ####################
- # DEV_0
- # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
- 1
- ####################
- # DEV_0
- # device id
- 0
- ####################
- # DEV_0
- # number of cores
- 1
- ##########
- # number of implementations
- 1
- #####
- # Model for cuda0_impl0 (Comb2)
- # number of entries
- 3
- # sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
- 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
- # a b c
- nan nan nan
- # hash size flops mean (us) dev (us) sum sum2 n
- a904baa5 33587200 1.310720e+09 5.219321e+03 1.052627e+02 5.375900e+05 2.806996e+09 103
- 19d944cc 302284800 3.538944e+10 1.296586e+05 9.187674e+03 1.102098e+07 1.436140e+12 85
- 9e87ad36 134348800 1.048576e+10 3.558879e+04 1.880737e+02 3.736823e+06 1.329927e+11 105
- ####################
- # COMB_0
- # number of types devices
- 1
- ####################
- # DEV_0
- # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
- 1
- ####################
- # DEV_0
- # device id
- 1
- ####################
- # DEV_0
- # number of cores
- 1
- ##########
- # number of implementations
- 1
- #####
- # Model for cuda1_impl0 (Comb0)
- # number of entries
- 3
- # sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
- 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
- # a b c
- nan nan nan
- # hash size flops mean (us) dev (us) sum sum2 n
- a904baa5 33587200 1.310720e+09 5.294629e+03 1.366974e+02 5.506414e+05 2.917386e+09 104
- 19d944cc 302284800 3.538944e+10 1.293071e+05 8.164654e+03 1.137902e+07 1.477255e+12 88
- 9e87ad36 134348800 1.048576e+10 3.559057e+04 1.877150e+02 3.772600e+06 1.342727e+11 106
- ####################
- # COMB_1
- # number of types devices
- 1
- ####################
- # DEV_0
- # device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
- 1
- ####################
- # DEV_0
- # device id
- 2
- ####################
- # DEV_0
- # number of cores
- 1
- ##########
- # number of implementations
- 1
- #####
- # Model for cuda2_impl0 (Comb1)
- # number of entries
- 3
- # sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
- 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
- # a b c
- nan nan nan
- # hash size flops mean (us) dev (us) sum sum2 n
- a904baa5 33587200 1.310720e+09 5.223975e+03 8.128456e+01 5.380694e+05 2.811542e+09 103
- 19d944cc 302284800 3.538944e+10 1.298085e+05 9.721517e+03 1.129334e+07 1.474194e+12 87
- 9e87ad36 134348800 1.048576e+10 3.556314e+04 1.481994e+02 3.734130e+06 1.327997e+11 105
|