sirocco.platform.xml 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148
  1. <?xml version='1.0'?>
  2. <!DOCTYPE platform SYSTEM 'http://simgrid.gforge.inria.fr/simgrid.dtd'>
  3. <platform version="3">
  4. <config id="General">
  5. <prop id="network/TCP_gamma" value="-1"></prop>
  6. <prop id="network/latency_factor" value="1"></prop>
  7. <prop id="network/bandwidth_factor" value="1"></prop>
  8. <prop id="network/weight_S" value="0.0"></prop>
  9. <prop id="network/crosstraffic" value="0"></prop>
  10. </config>
  11. <AS id="AS0" routing="Full">
  12. <host id="MAIN" power="1"/>
  13. <host id="CPU0" power="2000000000"/>
  14. <host id="CPU1" power="2000000000"/>
  15. <host id="CPU2" power="2000000000"/>
  16. <host id="CPU3" power="2000000000"/>
  17. <host id="CPU4" power="2000000000"/>
  18. <host id="CPU5" power="2000000000"/>
  19. <host id="CPU6" power="2000000000"/>
  20. <host id="CPU7" power="2000000000"/>
  21. <host id="CPU8" power="2000000000"/>
  22. <host id="CPU9" power="2000000000"/>
  23. <host id="CPU10" power="2000000000"/>
  24. <host id="CPU11" power="2000000000"/>
  25. <host id="CPU12" power="2000000000"/>
  26. <host id="CPU13" power="2000000000"/>
  27. <host id="CPU14" power="2000000000"/>
  28. <host id="CPU15" power="2000000000"/>
  29. <host id="CPU16" power="2000000000"/>
  30. <host id="CPU17" power="2000000000"/>
  31. <host id="CPU18" power="2000000000"/>
  32. <host id="CPU19" power="2000000000"/>
  33. <host id="CPU20" power="2000000000"/>
  34. <host id="CPU21" power="2000000000"/>
  35. <host id="CPU22" power="2000000000"/>
  36. <host id="CPU23" power="2000000000"/>
  37. <host id="CUDA0" power="2000000000">
  38. <prop id="memsize" value="12079136768"/>
  39. <prop id="memcpy_peer" value="1"/>
  40. </host>
  41. <host id="CUDA1" power="2000000000">
  42. <prop id="memsize" value="12079136768"/>
  43. <prop id="memcpy_peer" value="1"/>
  44. </host>
  45. <host id="CUDA2" power="2000000000">
  46. <prop id="memsize" value="12079136768"/>
  47. <prop id="memcpy_peer" value="1"/>
  48. </host>
  49. <host id="CUDA3" power="2000000000">
  50. <prop id="memsize" value="12079136768"/>
  51. <prop id="memcpy_peer" value="1"/>
  52. </host>
  53. <host id="OpenCL0" power="2000000000">
  54. <prop id="memsize" value="12079136768"/>
  55. </host>
  56. <host id="OpenCL1" power="2000000000">
  57. <prop id="memsize" value="12079136768"/>
  58. </host>
  59. <host id="OpenCL2" power="2000000000">
  60. <prop id="memsize" value="12079136768"/>
  61. </host>
  62. <host id="OpenCL3" power="2000000000">
  63. <prop id="memsize" value="12079136768"/>
  64. </host>
  65. <host id="RAM" power="1"/>
  66. <host id="DISK0" power="1"/>
  67. <link id="Host" bandwidth="10521832623.517040" latency="0.000000"/>
  68. <link id="RAM-OpenCL0" bandwidth="7997534022.141151" latency="0.000010"/>
  69. <link id="OpenCL0-RAM" bandwidth="7434276438.572320" latency="0.000012"/>
  70. <link id="RAM-OpenCL1" bandwidth="7978223026.445667" latency="0.000011"/>
  71. <link id="OpenCL1-RAM" bandwidth="7232140009.638909" latency="0.000014"/>
  72. <link id="RAM-OpenCL2" bandwidth="8025122400.678086" latency="0.000011"/>
  73. <link id="OpenCL2-RAM" bandwidth="7300126055.185305" latency="0.000012"/>
  74. <link id="RAM-OpenCL3" bandwidth="8002101228.048121" latency="0.000010"/>
  75. <link id="OpenCL3-RAM" bandwidth="7333165510.983491" latency="0.000012"/>
  76. <link id="RAM-CUDA0" bandwidth="10517678844.278971" latency="0.000010"/>
  77. <link id="CUDA0-RAM" bandwidth="10521701010.666672" latency="0.000011"/>
  78. <link id="RAM-CUDA1" bandwidth="10517427805.652538" latency="0.000010"/>
  79. <link id="CUDA1-RAM" bandwidth="10521233123.485935" latency="0.000010"/>
  80. <link id="RAM-CUDA2" bandwidth="10517320202.942270" latency="0.000010"/>
  81. <link id="CUDA2-RAM" bandwidth="10521832623.517040" latency="0.000011"/>
  82. <link id="RAM-CUDA3" bandwidth="10517178916.561483" latency="0.000010"/>
  83. <link id="CUDA3-RAM" bandwidth="10521716373.062309" latency="0.000011"/>
  84. <link id="CUDA0-CUDA1" bandwidth="10244090134.034805" latency="0.000012"/>
  85. <link id="CUDA0-CUDA2" bandwidth="7662719221.740685" latency="0.000024"/>
  86. <link id="CUDA0-CUDA3" bandwidth="8527735591.087247" latency="0.000023"/>
  87. <link id="CUDA1-CUDA0" bandwidth="10240684078.899693" latency="0.000012"/>
  88. <link id="CUDA1-CUDA2" bandwidth="7630369996.384952" latency="0.000023"/>
  89. <link id="CUDA1-CUDA3" bandwidth="8542253951.429195" latency="0.000023"/>
  90. <link id="CUDA2-CUDA0" bandwidth="8504224628.018895" latency="0.000024"/>
  91. <link id="CUDA2-CUDA1" bandwidth="8517475744.443908" latency="0.000024"/>
  92. <link id="CUDA2-CUDA3" bandwidth="10232000931.164429" latency="0.000011"/>
  93. <link id="CUDA3-CUDA0" bandwidth="8496220968.849647" latency="0.000023"/>
  94. <link id="CUDA3-CUDA1" bandwidth="8514239613.171523" latency="0.000023"/>
  95. <link id="CUDA3-CUDA2" bandwidth="10242870726.441437" latency="0.000011"/>
  96. <link id="RAM-DISK0" bandwidth="400000000Bps" latency="0.002s"/>
  97. <link id="DISK0-RAM" bandwidth="400000000Bps" latency="0.001s"/>
  98. <route src="RAM" dst="CUDA0" symmetrical="NO"><link_ctn id="RAM-CUDA0"/><link_ctn id="Host"/></route>
  99. <route src="CUDA0" dst="RAM" symmetrical="NO"><link_ctn id="CUDA0-RAM"/><link_ctn id="Host"/></route>
  100. <route src="RAM" dst="CUDA1" symmetrical="NO"><link_ctn id="RAM-CUDA1"/><link_ctn id="Host"/></route>
  101. <route src="CUDA1" dst="RAM" symmetrical="NO"><link_ctn id="CUDA1-RAM"/><link_ctn id="Host"/></route>
  102. <route src="RAM" dst="CUDA2" symmetrical="NO"><link_ctn id="RAM-CUDA2"/><link_ctn id="Host"/></route>
  103. <route src="CUDA2" dst="RAM" symmetrical="NO"><link_ctn id="CUDA2-RAM"/><link_ctn id="Host"/></route>
  104. <route src="RAM" dst="CUDA3" symmetrical="NO"><link_ctn id="RAM-CUDA3"/><link_ctn id="Host"/></route>
  105. <route src="CUDA3" dst="RAM" symmetrical="NO"><link_ctn id="CUDA3-RAM"/><link_ctn id="Host"/></route>
  106. <route src="CUDA0" dst="CUDA1" symmetrical="NO"><link_ctn id="CUDA0-CUDA1"/><link_ctn id="Host"/></route>
  107. <route src="CUDA0" dst="CUDA2" symmetrical="NO"><link_ctn id="CUDA0-CUDA2"/><link_ctn id="Host"/></route>
  108. <route src="CUDA0" dst="CUDA3" symmetrical="NO"><link_ctn id="CUDA0-CUDA3"/><link_ctn id="Host"/></route>
  109. <route src="CUDA1" dst="CUDA0" symmetrical="NO"><link_ctn id="CUDA1-CUDA0"/><link_ctn id="Host"/></route>
  110. <route src="CUDA1" dst="CUDA2" symmetrical="NO"><link_ctn id="CUDA1-CUDA2"/><link_ctn id="Host"/></route>
  111. <route src="CUDA1" dst="CUDA3" symmetrical="NO"><link_ctn id="CUDA1-CUDA3"/><link_ctn id="Host"/></route>
  112. <route src="CUDA2" dst="CUDA0" symmetrical="NO"><link_ctn id="CUDA2-CUDA0"/><link_ctn id="Host"/></route>
  113. <route src="CUDA2" dst="CUDA1" symmetrical="NO"><link_ctn id="CUDA2-CUDA1"/><link_ctn id="Host"/></route>
  114. <route src="CUDA2" dst="CUDA3" symmetrical="NO"><link_ctn id="CUDA2-CUDA3"/><link_ctn id="Host"/></route>
  115. <route src="CUDA3" dst="CUDA0" symmetrical="NO"><link_ctn id="CUDA3-CUDA0"/><link_ctn id="Host"/></route>
  116. <route src="CUDA3" dst="CUDA1" symmetrical="NO"><link_ctn id="CUDA3-CUDA1"/><link_ctn id="Host"/></route>
  117. <route src="CUDA3" dst="CUDA2" symmetrical="NO"><link_ctn id="CUDA3-CUDA2"/><link_ctn id="Host"/></route>
  118. <route src="RAM" dst="OpenCL0" symmetrical="NO"><link_ctn id="RAM-OpenCL0"/><link_ctn id="Host"/></route>
  119. <route src="OpenCL0" dst="RAM" symmetrical="NO"><link_ctn id="OpenCL0-RAM"/><link_ctn id="Host"/></route>
  120. <route src="RAM" dst="OpenCL1" symmetrical="NO"><link_ctn id="RAM-OpenCL1"/><link_ctn id="Host"/></route>
  121. <route src="OpenCL1" dst="RAM" symmetrical="NO"><link_ctn id="OpenCL1-RAM"/><link_ctn id="Host"/></route>
  122. <route src="RAM" dst="OpenCL2" symmetrical="NO"><link_ctn id="RAM-OpenCL2"/><link_ctn id="Host"/></route>
  123. <route src="OpenCL2" dst="RAM" symmetrical="NO"><link_ctn id="OpenCL2-RAM"/><link_ctn id="Host"/></route>
  124. <route src="RAM" dst="OpenCL3" symmetrical="NO"><link_ctn id="RAM-OpenCL3"/><link_ctn id="Host"/></route>
  125. <route src="OpenCL3" dst="RAM" symmetrical="NO"><link_ctn id="OpenCL3-RAM"/><link_ctn id="Host"/></route>
  126. <route src="RAM" dst="DISK0" symmetrical="NO">
  127. <link_ctn id="Host"/>
  128. <link_ctn id="RAM-DISK0"/>
  129. </route>
  130. <route src="DISK0" dst="RAM" symmetrical="NO">
  131. <link_ctn id="DISK0-RAM"/>
  132. <link_ctn id="Host"/>
  133. </route>
  134. </AS>
  135. </platform>