Manager_StreamFMA_Final.mxg 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496
  1. <?xml version="1.0" encoding="UTF-8" ?>
  2. <ManagerGraph version="2018.3.1" design_name="Manager_StreamFMA" compilation_phase="Final" hardwareBuild="false">
  3. <Node id="61" instanceName="addrgen_cmd_MemoryControllerPro0_oDataT2" type="McpAddressGenerator">
  4. <Output clock="STREAM" name="cgen_out_0" type="PUSH 1" width="64">
  5. <Stream name="Stream_63" sink="193" />
  6. </Output>
  7. </Node>
  8. <Node id="2" instanceName="inAT1" type="Input">
  9. <Output clock="PCIE" name="inAT1" type="PUSH 2" width="128">
  10. <Stream name="Stream_3" sink="137" />
  11. </Output>
  12. </Node>
  13. <Node id="57" instanceName="addrgen_cmd_MemoryControllerPro0_oDataT1" type="McpAddressGenerator">
  14. <Output clock="STREAM" name="cgen_out_0" type="PUSH 1" width="64">
  15. <Stream name="Stream_59" sink="189" />
  16. </Output>
  17. </Node>
  18. <Node id="45" instanceName="addrgen_cmd_MemoryControllerPro0_inBT2" type="McpAddressGenerator">
  19. <Output clock="STREAM" name="cgen_out_0" type="PUSH 1" width="64">
  20. <Stream name="Stream_47" sink="177" />
  21. </Output>
  22. </Node>
  23. <Node id="5" instanceName="inBT1" type="Input">
  24. <Output clock="PCIE" name="inBT1" type="PUSH 2" width="128">
  25. <Stream name="Stream_6" sink="141" />
  26. </Output>
  27. </Node>
  28. <Node id="49" instanceName="addrgen_cmd_MemoryControllerPro0_inAT3" type="McpAddressGenerator">
  29. <Output clock="STREAM" name="cgen_out_0" type="PUSH 1" width="64">
  30. <Stream name="Stream_51" sink="181" />
  31. </Output>
  32. </Node>
  33. <Node id="53" instanceName="addrgen_cmd_MemoryControllerPro0_inBT3" type="McpAddressGenerator">
  34. <Output clock="STREAM" name="cgen_out_0" type="PUSH 1" width="64">
  35. <Stream name="Stream_55" sink="185" />
  36. </Output>
  37. </Node>
  38. <Node id="41" instanceName="addrgen_cmd_MemoryControllerPro0_inAT2" type="McpAddressGenerator">
  39. <Output clock="STREAM" name="cgen_out_0" type="PUSH 1" width="64">
  40. <Stream name="Stream_43" sink="173" />
  41. </Output>
  42. </Node>
  43. <Node id="189" instanceName="Stream_58" type="Fifo">
  44. <Input clock="STREAM" name="input" type="PUSH 1" width="64">
  45. <Stream name="Stream_190" source="57" />
  46. </Input>
  47. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 8" width="64">
  48. <Stream name="Stream_191" sink="22" />
  49. </Output>
  50. </Node>
  51. <Node id="181" instanceName="Stream_50" type="Fifo">
  52. <Input clock="STREAM" name="input" type="PUSH 1" width="64">
  53. <Stream name="Stream_182" source="49" />
  54. </Input>
  55. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 8" width="64">
  56. <Stream name="Stream_183" sink="22" />
  57. </Output>
  58. </Node>
  59. <Node id="173" instanceName="Stream_42" type="Fifo">
  60. <Input clock="STREAM" name="input" type="PUSH 1" width="64">
  61. <Stream name="Stream_174" source="41" />
  62. </Input>
  63. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 8" width="64">
  64. <Stream name="Stream_175" sink="22" />
  65. </Output>
  66. </Node>
  67. <Node id="137" instanceName="Stream_98" type="Fifo">
  68. <Input clock="PCIE" name="input" type="PUSH 2" width="128">
  69. <Stream name="Stream_138" source="2" />
  70. </Input>
  71. <Output clock="PCIE" name="output" type="PULL el=1" width="128">
  72. <Stream name="Stream_139" sink="97" />
  73. </Output>
  74. </Node>
  75. <Node id="193" instanceName="Stream_62" type="Fifo">
  76. <Input clock="STREAM" name="input" type="PUSH 1" width="64">
  77. <Stream name="Stream_194" source="61" />
  78. </Input>
  79. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 8" width="64">
  80. <Stream name="Stream_195" sink="22" />
  81. </Output>
  82. </Node>
  83. <Node id="185" instanceName="Stream_54" type="Fifo">
  84. <Input clock="STREAM" name="input" type="PUSH 1" width="64">
  85. <Stream name="Stream_186" source="53" />
  86. </Input>
  87. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 8" width="64">
  88. <Stream name="Stream_187" sink="22" />
  89. </Output>
  90. </Node>
  91. <Node id="177" instanceName="Stream_46" type="Fifo">
  92. <Input clock="STREAM" name="input" type="PUSH 1" width="64">
  93. <Stream name="Stream_178" source="45" />
  94. </Input>
  95. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 8" width="64">
  96. <Stream name="Stream_179" sink="22" />
  97. </Output>
  98. </Node>
  99. <Node id="141" instanceName="Stream_102" type="Fifo">
  100. <Input clock="PCIE" name="input" type="PUSH 2" width="128">
  101. <Stream name="Stream_142" source="5" />
  102. </Input>
  103. <Output clock="PCIE" name="output" type="PULL el=1" width="128">
  104. <Stream name="Stream_143" sink="101" />
  105. </Output>
  106. </Node>
  107. <Node id="101" instanceName="Stream_4" type="DualAspectMux">
  108. <Input clock="PCIE" name="input" type="PULL el=1" width="128">
  109. <Stream name="Stream_144" source="141" />
  110. </Input>
  111. <Output clock="PCIE" name="output" type="PUSH 2" width="32">
  112. <Stream name="Stream_103" sink="201" />
  113. </Output>
  114. </Node>
  115. <Node id="97" instanceName="Stream_1" type="DualAspectMux">
  116. <Input clock="PCIE" name="input" type="PULL el=1" width="128">
  117. <Stream name="Stream_140" source="137" />
  118. </Input>
  119. <Output clock="PCIE" name="output" type="PUSH 2" width="32">
  120. <Stream name="Stream_99" sink="197" />
  121. </Output>
  122. </Node>
  123. <Node id="201" instanceName="Stream_104" type="Fifo">
  124. <Input clock="PCIE" name="input" type="PUSH 2" width="32">
  125. <Stream name="Stream_202" source="101" />
  126. </Input>
  127. <Output clock="STREAM" name="output" type="PULL el=1 ael=2" width="32">
  128. <Stream name="Stream_203" sink="0" />
  129. </Output>
  130. </Node>
  131. <Node id="197" instanceName="Stream_100" type="Fifo">
  132. <Input clock="PCIE" name="input" type="PUSH 2" width="32">
  133. <Stream name="Stream_198" source="97" />
  134. </Input>
  135. <Output clock="STREAM" name="output" type="PULL el=1 ael=2" width="32">
  136. <Stream name="Stream_199" sink="0" />
  137. </Output>
  138. </Node>
  139. <Node id="129" instanceName="Stream_96" type="PullPushAdapter">
  140. <Input clock="STREAM" name="input" type="PULL el=1" width="1536">
  141. <Stream name="Stream_130" source="93" />
  142. </Input>
  143. <Output clock="STREAM" name="output" type="PUSH 1" width="1536">
  144. <Stream name="Stream_131" sink="22" />
  145. </Output>
  146. </Node>
  147. <Node id="77" instanceName="Stream_28_pipeline_4" type="Pipeline">
  148. <Input clock="MemoryControllerPro0_clk" name="input" type="PUSH 3" width="544">
  149. <Stream name="Stream_78" source="22" />
  150. </Input>
  151. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 11" width="544">
  152. <Stream name="Stream_79" sink="149" />
  153. </Output>
  154. </Node>
  155. <Node id="149" instanceName="Stream_80" type="Fifo">
  156. <Input clock="MemoryControllerPro0_clk" name="input" type="PUSH 11" width="544">
  157. <Stream name="Stream_150" source="77" />
  158. </Input>
  159. <Output clock="DDR_CLK_b" name="output" type="PULL el=1" width="544">
  160. <Stream name="Stream_151" sink="26" />
  161. </Output>
  162. </Node>
  163. <Node id="26" instanceName="MemoryControllerInterface_b" type="Max5Mci">
  164. <Input clock="DDR_CLK_b" name="cmd_stream_maxj" type="PULL el=1" width="544">
  165. <Stream name="Stream_152" source="149" />
  166. </Input>
  167. <Output clock="DDR_CLK_b" name="read_stream_maxj" type="PUSH 1" width="512">
  168. <Stream name="Stream_29" sink="69" />
  169. </Output>
  170. </Node>
  171. <Node id="69" instanceName="Stream_29_pipeline_4" type="Pipeline">
  172. <Input clock="DDR_CLK_b" name="input" type="PUSH 1" width="512">
  173. <Stream name="Stream_70" source="26" />
  174. </Input>
  175. <Output clock="DDR_CLK_b" name="output" type="PUSH 9" width="512">
  176. <Stream name="Stream_71" sink="165" />
  177. </Output>
  178. </Node>
  179. <Node id="165" instanceName="Stream_72" type="Fifo">
  180. <Input clock="DDR_CLK_b" name="input" type="PUSH 9" width="512">
  181. <Stream name="Stream_166" source="69" />
  182. </Input>
  183. <Output clock="MemoryControllerPro0_clk" name="output" type="PULL el=1 ael=3" width="512">
  184. <Stream name="Stream_167" sink="22" />
  185. </Output>
  186. </Node>
  187. <Node id="153" instanceName="Stream_84" type="Fifo">
  188. <Input clock="MemoryControllerPro0_clk" name="input" type="PUSH 11" width="544">
  189. <Stream name="Stream_154" source="81" />
  190. </Input>
  191. <Output clock="DDR_CLK_a" name="output" type="PULL el=1" width="544">
  192. <Stream name="Stream_155" sink="31" />
  193. </Output>
  194. </Node>
  195. <Node id="31" instanceName="MemoryControllerInterface_a" type="Max5Mci">
  196. <Input clock="DDR_CLK_a" name="cmd_stream_maxj" type="PULL el=1" width="544">
  197. <Stream name="Stream_156" source="153" />
  198. </Input>
  199. <Output clock="DDR_CLK_a" name="read_stream_maxj" type="PUSH 1" width="512">
  200. <Stream name="Stream_34" sink="65" />
  201. </Output>
  202. </Node>
  203. <Node id="65" instanceName="Stream_34_pipeline_4" type="Pipeline">
  204. <Input clock="DDR_CLK_a" name="input" type="PUSH 1" width="512">
  205. <Stream name="Stream_66" source="31" />
  206. </Input>
  207. <Output clock="DDR_CLK_a" name="output" type="PUSH 9" width="512">
  208. <Stream name="Stream_67" sink="161" />
  209. </Output>
  210. </Node>
  211. <Node id="161" instanceName="Stream_68" type="Fifo">
  212. <Input clock="DDR_CLK_a" name="input" type="PUSH 9" width="512">
  213. <Stream name="Stream_162" source="65" />
  214. </Input>
  215. <Output clock="MemoryControllerPro0_clk" name="output" type="PULL el=1 ael=3" width="512">
  216. <Stream name="Stream_163" sink="22" />
  217. </Output>
  218. </Node>
  219. <Node id="157" instanceName="Stream_90" type="Fifo">
  220. <Input clock="STREAM" name="input" type="PUSH 5" width="32">
  221. <Stream name="Stream_158" source="0" />
  222. </Input>
  223. <Output clock="STREAM" name="output" type="PULL el=1" width="32">
  224. <Stream name="Stream_159" sink="89" />
  225. </Output>
  226. </Node>
  227. <Node id="89" instanceName="Stream_60" type="DualAspectReg">
  228. <Input clock="STREAM" name="input" type="PULL el=1" width="32">
  229. <Stream name="Stream_160" source="157" />
  230. </Input>
  231. <Output clock="STREAM" name="output" type="PULL el=1" width="1536">
  232. <Stream name="Stream_91" sink="125" />
  233. </Output>
  234. </Node>
  235. <Node id="125" instanceName="Stream_92" type="PullPushAdapter">
  236. <Input clock="STREAM" name="input" type="PULL el=1" width="1536">
  237. <Stream name="Stream_126" source="89" />
  238. </Input>
  239. <Output clock="STREAM" name="output" type="PUSH 1" width="1536">
  240. <Stream name="Stream_127" sink="22" />
  241. </Output>
  242. </Node>
  243. <Node id="105" instanceName="Stream_8" type="DualAspectMux">
  244. <Input clock="STREAM" name="input" type="PULL el=1" width="1536">
  245. <Stream name="Stream_106" source="22" />
  246. </Input>
  247. <Output clock="STREAM" name="output" type="PUSH 2" width="32">
  248. <Stream name="Stream_107" sink="205" />
  249. </Output>
  250. </Node>
  251. <Node id="205" instanceName="Stream_108" type="Fifo">
  252. <Input clock="STREAM" name="input" type="PUSH 2" width="32">
  253. <Stream name="Stream_206" source="105" />
  254. </Input>
  255. <Output clock="STREAM" name="output" type="PULL el=1 ael=2" width="32">
  256. <Stream name="Stream_207" sink="0" />
  257. </Output>
  258. </Node>
  259. <Node id="209" instanceName="Stream_112" type="Fifo">
  260. <Input clock="STREAM" name="input" type="PUSH 2" width="32">
  261. <Stream name="Stream_210" source="109" />
  262. </Input>
  263. <Output clock="STREAM" name="output" type="PULL el=1 ael=2" width="32">
  264. <Stream name="Stream_211" sink="0" />
  265. </Output>
  266. </Node>
  267. <Node id="133" instanceName="Stream_124" type="PullPushAdapter">
  268. <Input clock="PCIE" name="input" type="PULL el=1" width="128">
  269. <Stream name="Stream_134" source="121" />
  270. </Input>
  271. <Output clock="PCIE" name="output" type="PUSH 1" width="128">
  272. <Stream name="Stream_135" sink="19" />
  273. </Output>
  274. </Node>
  275. <Node id="19" instanceName="oDataT3" type="Output">
  276. <Input clock="PCIE" name="oDataT3" type="PUSH 1" width="128">
  277. <Stream name="Stream_136" source="133" />
  278. </Input>
  279. </Node>
  280. <Node id="109" instanceName="Stream_10" type="DualAspectMux">
  281. <Input clock="STREAM" name="input" type="PULL el=1" width="1536">
  282. <Stream name="Stream_110" source="22" />
  283. </Input>
  284. <Output clock="STREAM" name="output" type="PUSH 2" width="32">
  285. <Stream name="Stream_111" sink="209" />
  286. </Output>
  287. </Node>
  288. <Node id="73" instanceName="Stream_39_pipeline_4" type="Pipeline">
  289. <Input clock="DDR_CLK_c" name="input" type="PUSH 1" width="512">
  290. <Stream name="Stream_74" source="36" />
  291. </Input>
  292. <Output clock="DDR_CLK_c" name="output" type="PUSH 9" width="512">
  293. <Stream name="Stream_75" sink="169" />
  294. </Output>
  295. </Node>
  296. <Node id="169" instanceName="Stream_76" type="Fifo">
  297. <Input clock="DDR_CLK_c" name="input" type="PUSH 9" width="512">
  298. <Stream name="Stream_170" source="73" />
  299. </Input>
  300. <Output clock="MemoryControllerPro0_clk" name="output" type="PULL el=1 ael=3" width="512">
  301. <Stream name="Stream_171" sink="22" />
  302. </Output>
  303. </Node>
  304. <Node id="22" instanceName="MemoryControllerPro0" type="MemoryControllerPro">
  305. <Input clock="MemoryControllerPro0_clk" name="read_stream_maxj_a" type="PULL el=1 ael=3" width="512">
  306. <Stream name="Stream_164" source="161" />
  307. </Input>
  308. <Input clock="MemoryControllerPro0_clk" name="read_stream_maxj_b" type="PULL el=1 ael=3" width="512">
  309. <Stream name="Stream_168" source="165" />
  310. </Input>
  311. <Input clock="MemoryControllerPro0_clk" name="read_stream_maxj_c" type="PULL el=1 ael=3" width="512">
  312. <Stream name="Stream_172" source="169" />
  313. </Input>
  314. <Input clock="MemoryControllerPro0_clk" name="read_command_0" type="PUSH 8" width="64">
  315. <Stream name="Stream_176" source="173" />
  316. </Input>
  317. <Input clock="MemoryControllerPro0_clk" name="read_command_1" type="PUSH 8" width="64">
  318. <Stream name="Stream_180" source="177" />
  319. </Input>
  320. <Input clock="MemoryControllerPro0_clk" name="read_command_2" type="PUSH 8" width="64">
  321. <Stream name="Stream_184" source="181" />
  322. </Input>
  323. <Input clock="MemoryControllerPro0_clk" name="read_command_3" type="PUSH 8" width="64">
  324. <Stream name="Stream_188" source="185" />
  325. </Input>
  326. <Input clock="STREAM" name="write_0" type="PUSH 8" width="1536">
  327. <Stream name="Stream_128" source="125" />
  328. </Input>
  329. <Input clock="STREAM" name="write_1" type="PUSH 8" width="1536">
  330. <Stream name="Stream_132" source="129" />
  331. </Input>
  332. <Input clock="MemoryControllerPro0_clk" name="write_command_0" type="PUSH 8" width="64">
  333. <Stream name="Stream_192" source="189" />
  334. </Input>
  335. <Input clock="MemoryControllerPro0_clk" name="write_command_1" type="PUSH 8" width="64">
  336. <Stream name="Stream_196" source="193" />
  337. </Input>
  338. <Output clock="STREAM" name="read_0" type="PULL el=1 ael=8" width="1536">
  339. <Stream name="Stream_44" sink="105" />
  340. </Output>
  341. <Output clock="STREAM" name="read_1" type="PULL el=1 ael=8" width="1536">
  342. <Stream name="Stream_48" sink="109" />
  343. </Output>
  344. <Output clock="STREAM" name="read_2" type="PULL el=1 ael=8" width="1536">
  345. <Stream name="Stream_52" sink="113" />
  346. </Output>
  347. <Output clock="STREAM" name="read_3" type="PULL el=1 ael=8" width="1536">
  348. <Stream name="Stream_56" sink="117" />
  349. </Output>
  350. <Output clock="MemoryControllerPro0_clk" name="Tag_Out" type="PUSH 1" width="1">
  351. <Stream name="Stream_25" sink="23" />
  352. </Output>
  353. <Output clock="MemoryControllerPro0_clk" name="cmd_stream_maxj_a" type="PUSH 3" width="544">
  354. <Stream name="Stream_33" sink="81" />
  355. </Output>
  356. <Output clock="MemoryControllerPro0_clk" name="cmd_stream_maxj_b" type="PUSH 3" width="544">
  357. <Stream name="Stream_28" sink="77" />
  358. </Output>
  359. <Output clock="MemoryControllerPro0_clk" name="cmd_stream_maxj_c" type="PUSH 3" width="544">
  360. <Stream name="Stream_38" sink="85" />
  361. </Output>
  362. </Node>
  363. <Node id="23" instanceName="MemoryControllerPro0_IntSource" type="_A">
  364. <Input clock="MemoryControllerPro0_clk" name="Tag_In" type="PUSH 1" width="1">
  365. <Stream name="Stream_24" source="22" />
  366. </Input>
  367. </Node>
  368. <Node id="113" instanceName="Stream_12" type="DualAspectMux">
  369. <Input clock="STREAM" name="input" type="PULL el=1" width="1536">
  370. <Stream name="Stream_114" source="22" />
  371. </Input>
  372. <Output clock="STREAM" name="output" type="PUSH 2" width="32">
  373. <Stream name="Stream_115" sink="213" />
  374. </Output>
  375. </Node>
  376. <Node id="117" instanceName="Stream_14" type="DualAspectMux">
  377. <Input clock="STREAM" name="input" type="PULL el=1" width="1536">
  378. <Stream name="Stream_118" source="22" />
  379. </Input>
  380. <Output clock="STREAM" name="output" type="PUSH 2" width="32">
  381. <Stream name="Stream_119" sink="217" />
  382. </Output>
  383. </Node>
  384. <Node id="85" instanceName="Stream_38_pipeline_4" type="Pipeline">
  385. <Input clock="MemoryControllerPro0_clk" name="input" type="PUSH 3" width="544">
  386. <Stream name="Stream_86" source="22" />
  387. </Input>
  388. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 11" width="544">
  389. <Stream name="Stream_87" sink="221" />
  390. </Output>
  391. </Node>
  392. <Node id="81" instanceName="Stream_33_pipeline_4" type="Pipeline">
  393. <Input clock="MemoryControllerPro0_clk" name="input" type="PUSH 3" width="544">
  394. <Stream name="Stream_82" source="22" />
  395. </Input>
  396. <Output clock="MemoryControllerPro0_clk" name="output" type="PUSH 11" width="544">
  397. <Stream name="Stream_83" sink="153" />
  398. </Output>
  399. </Node>
  400. <Node id="213" instanceName="Stream_116" type="Fifo">
  401. <Input clock="STREAM" name="input" type="PUSH 2" width="32">
  402. <Stream name="Stream_214" source="113" />
  403. </Input>
  404. <Output clock="STREAM" name="output" type="PULL el=1 ael=2" width="32">
  405. <Stream name="Stream_215" sink="0" />
  406. </Output>
  407. </Node>
  408. <Node id="217" instanceName="Stream_120" type="Fifo">
  409. <Input clock="STREAM" name="input" type="PUSH 2" width="32">
  410. <Stream name="Stream_218" source="117" />
  411. </Input>
  412. <Output clock="STREAM" name="output" type="PULL el=1 ael=2" width="32">
  413. <Stream name="Stream_219" sink="0" />
  414. </Output>
  415. </Node>
  416. <Node id="221" instanceName="Stream_88" type="Fifo">
  417. <Input clock="MemoryControllerPro0_clk" name="input" type="PUSH 11" width="544">
  418. <Stream name="Stream_222" source="85" />
  419. </Input>
  420. <Output clock="DDR_CLK_c" name="output" type="PULL el=1" width="544">
  421. <Stream name="Stream_223" sink="36" />
  422. </Output>
  423. </Node>
  424. <Node id="0" instanceName="StreamFMAKernel" type="Kernel">
  425. <PxgFile phase="original">StreamFMA-StreamFMAKernel-original.pxg</PxgFile>
  426. <PxgFile phase="final-simulation">StreamFMA-StreamFMAKernel-final-simulation.pxg</PxgFile>
  427. <Input clock="STREAM" name="inAT1" type="PULL el=1 ael=2" width="32">
  428. <Stream name="Stream_200" source="197" />
  429. </Input>
  430. <Input clock="STREAM" name="inBT1" type="PULL el=1 ael=2" width="32">
  431. <Stream name="Stream_204" source="201" />
  432. </Input>
  433. <Input clock="STREAM" name="inAT2" type="PULL el=1 ael=2" width="32">
  434. <Stream name="Stream_208" source="205" />
  435. </Input>
  436. <Input clock="STREAM" name="inBT2" type="PULL el=1 ael=2" width="32">
  437. <Stream name="Stream_212" source="209" />
  438. </Input>
  439. <Input clock="STREAM" name="inAT3" type="PULL el=1 ael=2" width="32">
  440. <Stream name="Stream_216" source="213" />
  441. </Input>
  442. <Input clock="STREAM" name="inBT3" type="PULL el=1 ael=2" width="32">
  443. <Stream name="Stream_220" source="217" />
  444. </Input>
  445. <Output clock="STREAM" name="oDataT1" type="PUSH 5" width="32">
  446. <Stream name="Stream_16" sink="157" />
  447. </Output>
  448. <Output clock="STREAM" name="oDataT2" type="PUSH 5" width="32">
  449. <Stream name="Stream_18" sink="145" />
  450. </Output>
  451. <Output clock="STREAM" name="oDataT3" type="PUSH 5" width="32">
  452. <Stream name="Stream_21" sink="225" />
  453. </Output>
  454. </Node>
  455. <Node id="36" instanceName="MemoryControllerInterface_c" type="Max5Mci">
  456. <Input clock="DDR_CLK_c" name="cmd_stream_maxj" type="PULL el=1" width="544">
  457. <Stream name="Stream_224" source="221" />
  458. </Input>
  459. <Output clock="DDR_CLK_c" name="read_stream_maxj" type="PUSH 1" width="512">
  460. <Stream name="Stream_39" sink="73" />
  461. </Output>
  462. </Node>
  463. <Node id="225" instanceName="Stream_122" type="Fifo">
  464. <Input clock="STREAM" name="input" type="PUSH 5" width="32">
  465. <Stream name="Stream_226" source="0" />
  466. </Input>
  467. <Output clock="PCIE" name="output" type="PULL el=1" width="32">
  468. <Stream name="Stream_227" sink="121" />
  469. </Output>
  470. </Node>
  471. <Node id="145" instanceName="Stream_94" type="Fifo">
  472. <Input clock="STREAM" name="input" type="PUSH 5" width="32">
  473. <Stream name="Stream_146" source="0" />
  474. </Input>
  475. <Output clock="STREAM" name="output" type="PULL el=1" width="32">
  476. <Stream name="Stream_147" sink="93" />
  477. </Output>
  478. </Node>
  479. <Node id="121" instanceName="Stream_20" type="DualAspectReg">
  480. <Input clock="PCIE" name="input" type="PULL el=1" width="32">
  481. <Stream name="Stream_228" source="225" />
  482. </Input>
  483. <Output clock="PCIE" name="output" type="PULL el=1" width="128">
  484. <Stream name="Stream_123" sink="133" />
  485. </Output>
  486. </Node>
  487. <Node id="93" instanceName="Stream_64" type="DualAspectReg">
  488. <Input clock="STREAM" name="input" type="PULL el=1" width="32">
  489. <Stream name="Stream_148" source="145" />
  490. </Input>
  491. <Output clock="STREAM" name="output" type="PULL el=1" width="1536">
  492. <Stream name="Stream_95" sink="129" />
  493. </Output>
  494. </Node>
  495. </ManagerGraph>