README.txt 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. ######################
  2. ##### Maxeler ######
  3. ######################
  4. $ export XILINXD_LICENSE_FILE=2100@jumax
  5. $ module load vivado maxcompiler
  6. $ module load devtoolset/8
  7. To build the JAVA program: (for kernel and Manager (.maxj))
  8. $ cd starpu/tests/
  9. $ maxjc -1.7 -cp $MAXCLASSPATH fpga
  10. To run the Java program to generate a DFE implementation (a .max file)
  11. that can be called from a StarPU/FPGA application and slic headers
  12. (.h) for simulation:
  13. $ java -XX:+UseSerialGC -Xmx2048m -cp $MAXCLASSPATH:. fpga.StreamFMAManager DFEModel=MAIA maxFileName=StreamFMA target=DFE_SIM
  14. $ cp StreamFMA_MAX5C_DFE_SIM/results/*{.max,.h} fpga
  15. $ cd fpga
  16. To build the slic object file (simulation):
  17. $ sliccompile StreamFMA.max
  18. To start the simulation:
  19. $ maxcompilersim -c LIMA -n $USER-StreamFMA restart
  20. $ export LD_LIBRARY_PATH=$MAXELEROSDIR/lib:$LD_LIBRARY_PATH
  21. $ export SLIC_CONF="use_simulation=$USER-StreamFMA"
  22. PS: To stop simulation
  23. $ maxcompilersim -c LIMA -n $USER-StreamFMA stop
  24. #################################
  25. ##### StarPU with Maxeler ######
  26. #################################
  27. $ ./autogen.sh
  28. $ ../configure --prefix=$PWD/../install --with-fpga --disable-link-with-riffa --disable-fortran
  29. $ make
  30. # $ make install
  31. To test the code (.c):
  32. $ ./tests/fpga/max_fpga