|
@@ -1,6 +1,6 @@
|
|
|
/* StarPU --- Runtime system for heterogeneous multicore architectures.
|
|
|
*
|
|
|
- * Copyright (C) 2009-2015 Université de Bordeaux
|
|
|
+ * Copyright (C) 2009-2016 Université de Bordeaux
|
|
|
* Copyright (C) 2010 Mehdi Juhoor <mjuhoor@gmail.com>
|
|
|
* Copyright (C) 2010, 2011, 2012, 2013, 2014 CNRS
|
|
|
*
|
|
@@ -106,6 +106,17 @@ void starpu_csr_data_register(starpu_data_handle_t *handleptr, unsigned home_nod
|
|
|
.firstentry = firstentry,
|
|
|
.elemsize = elemsize
|
|
|
};
|
|
|
+#ifndef STARPU_SIMGRID
|
|
|
+ if (home_node == STARPU_MAIN_RAM)
|
|
|
+ {
|
|
|
+ STARPU_ASSERT_ACCESSIBLE(nzval);
|
|
|
+ STARPU_ASSERT_ACCESSIBLE(nzval + nnz*elemsize - 1);
|
|
|
+ STARPU_ASSERT_ACCESSIBLE(colind);
|
|
|
+ STARPU_ASSERT_ACCESSIBLE(colind + nnz*sizeof(uint32_t) - 1);
|
|
|
+ STARPU_ASSERT_ACCESSIBLE(rowptr);
|
|
|
+ STARPU_ASSERT_ACCESSIBLE(rowptr + (nrow+1)*sizeof(uint32_t) - 1);
|
|
|
+ }
|
|
|
+#endif
|
|
|
|
|
|
starpu_data_register(handleptr, home_node, &csr_interface, &starpu_interface_csr_ops);
|
|
|
}
|